Abstract
We present a novel front-end electronic design using sigma-delta (Σ-Δ) modulation. The new design needs only one analog amplifier, one differential digital input port and one digital output port from a FPGA. Both the energy and timing calculation are implemented in FPGA firmware. A Simulink model is established to simulate and evaluate the circuit design and the sample data processing. The energy is calculated directly by summing the sequences of 0 and 1 generated by the 1-bit Σ-Δ ADC module. The simulation disclosed the non-linear transfer function of the amplitudes of the input pulse and the calculated energy, which can be corrected using LUT(s). The timing is determined either directly by measuring the timing of first pulse generated by the 500MHz Σ-Δ ADC (timing resolution: 2ns), or by measuring the leading edge of the first pulse generated by FPGA differential input using a FPGA-based TDC.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.