Abstract
The electrical properties of sub-0.1 μm gate length LDD devices are investigated between room and liquid helium temperatures. The strong impact of gate overlapping effects on LDD resistance is shown for these ultra-short channel MOSFETs in a wide temperature range. It is experimentally demonstrated that these mechanisms lead to a substantial enhancement of the driving current when the devices are scaled down, and induce an additional improvement in the case of low temperature operation. Furthermore, the performances of these transistors with LDD structure at low temperature are also discussed in terms of field assisted impurity ionization in the LDD's
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
