Abstract
The System on Chip (SoC) integrates the number of processing elements (PE) with different application requirements on a single chip. The SoC uses bus-based interconnection with shared memory access. However, buses are not scalable and limited to particular interface protocol. To overcome these problems, The Network on Chip (NoC) is an emerging interconnect solution with a scalable and reliable solution over SoC. The bridge model is essential to communicate the NoC based system on SoC. In this article, a cost-effective and efficient bridge model with ethernet-MAC is designed and also the placement of the bride with NoC based system is prototyped on Artix-7 FPGA. The Bridge model mainly contains FIFO modules, Serializer and de-serializer, priority-based arbiter with credit counter, packet framer and packet parser with Ethernet-MAC transceiver Module. The bridge with a single router and different sizes of the NoC based systems with mesh topology are designed using adaptive-XY routing. The performance metrics are evaluated for bridge with NoC in terms of average latency and maximum throughput for different Packet Injection Rate (PIR).
Highlights
The present and future embedded systems communicate with external devices through regular communications like the internet or Local Area Network (LAN)
In advanced FPGA development boards, the Ethernet-Medium access control (MAC) wrapper is available as an Intellectual property (IP) Core by Xilinx, and it is not considered in the proposed bridge architecture
The bridge model offers the robustness by the inclusion of the Ethernet-MAC and which prototype quickly on on-chip FPGA Devices
Summary
The present and future embedded systems communicate with external devices through regular communications like the internet or Local Area Network (LAN). The point to point communication as a network stack, point to point memory-mapped communication as a streaming stack, and distributed shared memory-mapped communications a memory-mapped stack This protocol stack uses the first five layers except for application and presentation layers. The implementation of different Bridges or multiple configurations of bridges with PCI Express in a single targeted FPGA which reduces the area complexity on the chip, but cannot provides longdistance wired connection [7]. The proposed bridge architecture uses the Ethernet-MAC protocol, and it provides long-distance wired communications with scalable connections. It is suitable for on-chip and off-chip Bridging.
Sign-in/Register to view highlights & summary Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Indonesian Journal of Electrical Engineering and Informatics (IJEEI)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
