Abstract
The authors have already proposed the multiple instruction-stream execution system by a function-partitioned superscalar processor, for extracting the fine-grain parallelism. In the proposed system, the processor is divided into a number of heterogeneous processing units and the instruction stream is given separately to the processing units. The processing units communicate the tokens (control pulses) at a higher speed to control the execution of instruction according to the precedence relations among the instructions. This paper considers the prototype model based on three kinds of machine instructions and evaluates the fundamental performances of the proposed execution scheme by simulation. Especially, the following items are examined: (1) load distribution by three kinds of instructions, (2) extracted parallelism and execution time of the program, (3) effect of token communication time and the effect of overlapped execution of token transmission/reception instructions, and (4) effect of access time of memory unit.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
