Abstract
This paper presents a novel analysis and design of satellite digital transparent processors. An equivalent noise model is developed and validated to characterize the nonideal behaviours in all stages of a digital on-board processor, and the typical link-budget approach is extended to incorporate the related noise contributions. The theoretical framework is then exploited to support an explicit design procedure that relates typical link-budget performance indices to the final HW specifications of every single processing block.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Aerospace and Electronic Systems
Paper Title
Journal
Date
