Abstract
We address the issues related to the performance evaluation of the memory system in this paper. Our focus is on the problem of mismatches between block transfer time/rate among levels of the memory hierarchy. We discuss solutions, which would help reduce the effects of this problem. We provide a step-by-step approach for the evaluation of a new design. We consider both asynchronous and synchronous disk interleaving techniques and how they should be evaluated against extended-hierarchy of memory systems. We identify all the steps that are needed to make a selection among these techniques, in order to improve the performance of the computer memory system.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
