Abstract

It is shown that, depending on the circuit families used, the extrinsic base encroachment results in distinct effects on the operation and performance of the circuits. The design considerations and scaling implications, using a basic inverter as an example for a saturating circuit, are discussed. It is shown that while the extrinsic base encroachment causes increases in the delay time, fall time, and risetime of a basic bipolar junction transistor inverter, the saturation time of the inverter actually decreases, since the transistor is driven less deeply into saturation due to reduced collector current (reduced current gain). The decrease in the saturation time, however, is accompanied by the reduced noise margin, especially for narrow emitter stripes. Cases for nonsaturating circuits are discussed in Part II using nonthreshold logic as an example. >

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.