Abstract
Automatic Test Pattern Generation (ATPG) is one of the best testing technique that has been used for decades. But it is very difficult to u se A TPG f or testing in the case of large and complex designs, such as SOC type of ICs. Of the many research techniques, the best chosen solution is Embedded Deterministic Test (EDT) which includes some additional logic structures to the design. EDT helps in a dramatic reduction in the test cost, due to the reduced test volume and reduced ATE memory usage. In this paper, analysis of Embedded Deterministic Test (EDT) structures on ISCAS-89 benchmark circuits by using Mentor graphics Tessent™ test CAD tool were done.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
