Performance Analysis of Channel and Inner Gate Engineered GAA Nanowire FET

Abstract

The present paper presents a graded channel NWFET using a doping-less technique with a core gate covering the channel and drain region. The graded channel and inner gate further suppresses the short channel effects and enhances the device performance capabilities. The performance metrics of the aforementioned device are calculated and compared with Charge Plasma and junctionless GAA-NWFET. The results show that our proposed structure exhibits improved Ion, Ioff, subthreshold slope (SS) and drain induced barrier lowering (DIBL). The graded channel has been effectively created by means of the charge plasma technique inorder to decrease the fabrication cumbersomeness. To enhance the channel controllability further, using an inner gate is proposed. Our proposed device aims at making MOSFET more striking to carry on with the scaling trends.