Performance Analysis of Cache and Scratchpad Memory in an Embedded High Performance Processor

Abstract

The objective of this article is to present a comparative study of an embedded processor performance using architecture with cache or scratchpad memory in relation to an architecture with only external synchronous dynamic random access memory. For this analysis the ADSP-BF533 of analog devices, a high performance processor, was used. The adjusted memory space was configured and analyzed during the process of a small data volume, and great data volume, in three different speeds of the core, and in one same speed of the processor external memory. The scratchpad memory has shown better performance in programs with small data volume; however the cache memory had a better performance for large data allocation.