Abstract
The spectrum utilization is improved by cognitive radio (CR) as a promising technology. This technology allows unlicenced users to use the spectrum of the licenced users through sharing the same communication channel between them. The interference is occurred in spectrum due to the common channel utilization. Conventional methods for interference detection are based on the single hop communication and it does not support multi hop communication. Hence, this paper proposes efficient low power architecture of interference detector for CR networks. The proposed architecture is designed using Verilog HDL and synthesized using Xilinx Project Navigator. The performance of the proposed interference detection architecture is analyzed interms of power and current consumption on various spartan 3E FPGA devives.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Asian Journal of Research in Social Sciences and Humanities
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
