Abstract

A new method for quantisation error extraction in continuous-time delta–sigma modulators (CTDSMs) is proposed. The proposed method avoids the use of additional active components such as transconductors and opamps and uses only passive components. Instead, the virtual ground of the second stage integrator is used as a summing node and is utilised to extract the quantisation error. Thus, multi-stage CTDSM can be implemented in a power and area efficient way.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call