Abstract

The computational complexity of fully adaptive arrays employing thousands of sensors is often prohibitive and, thus, one is led to processors which only use a fraction of the available adaptive degrees of freedom. We present an optimal approach to the design of a transformation that maps the fully adaptive space into a partially adaptive space based on minimization of output interference power. The design procedure allows for incorporation of a priori knowledge of interference characteristics, applies to arbitrary array geometries and interference scenarios, and results in unconstrained adaptive processor implementations. Examples are presented illustrating the effectiveness of the new partially adaptive processors against broad-band interference.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.