Abstract
In this paper, DOE methodology was used to set parameters that may exert an influence on voids in the solder layer of MOSFET's products. Parameters of temperature and delay-times were set. With different parameters, voids rate in solder layer changes. Finally we can find the main factor affecting voids rate, thus to reduce the voids rate in solder layer and get high-powered semiconductor device.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
