Abstract

Parallel multilevel converters are now widely used in the industry, particularly in high-current applications such as voltage regulator modules. The reduction of the output current ripple and the increase of its frequency are possible due to the use of interleaving techniques and, as a consequence, the filters associated with the converter may be reduced. The current ripple reduction in each commutation cell of a parallel converter is possible by the use of intercell transformers (ICT). The design of such a special magnetic component depends very strongly on the magnetic flux flowing through their cores. In three-phase systems coupled by ICTs, the injection of zero-sequence signals in the output voltage reference changes this flux. The aim of this paper is to explain the influence of the most popular pulse width modulation (PWM) methods regarding the ICT flux for applications to three-phase loads. An optimal PWM method that minimizes the size of the ICT design is developed. Experimental results verify the analysis presented in this paper and validate the flux reduction provided by the developed optimal zero-sequence signals.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.