Abstract
In this paper, a theory is developed in support of parallel realizations of the distributed sample scramblers (DSS) in the cell-based ATM transmission environment. For the relevant parallel realizations of the SRG (shift register generator) engines and the SRG sequence-generating circuits, the PSRG theory is applied which is readily available for parallel FSS (frame synchronous scrambler). For the synchronization of the parallel DSS, the double-sampling and double-correction schemes are employed as they efficiently match the two adjacently located sample conveyance channels within the ATM cells. The resulting synchronization conditions are described in terms of three theorems-one regarding the sampling time and vector's condition, and the other two regarding the correction time and vector's conditions for even- and odd-lengthened SRGs. Demonstration is given at the end on the use of the developed theory for parallel realizations of DSS in scrambling and descrambling the ITU-T recommended cell-based ATM signals.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
