Abstract
A system for synthesising synchronous parallel controllers is presented. The system comprises a set of Petri net based CAD tools that have been added to an existing sequential synthesis system. Modules dedicated to the Petri net approach implement algorithms, which test the Petri net controller representation, provide an improved place encoding, and realise a novel method of generating state transition graphs from Petri nets. The algorithms are based on a new method of constructing a restricted reachability graph of a net. The system incorporates different design approaches, and so enables a designer to choose a solution that meets the specific needs of a design best. Benchmark comparisons between Petri net originated designs and equivalent FSMs show that the former are considerably more efficient in terms of area and speed when designing highly parallel circuits.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEE Proceedings - Computers and Digital Techniques
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
