Abstract
This paper deals with the problem of single layer routing of power nets in building-block-style layout. It is assumed that power-supplying terminals are placed on the boundary of the chip and that each module within the chip has to be supplied by two or three different sources. The problem considered here is how to assign the power pads on the boundary of the chip so that their number is minimum while maintaining the planar routability of the power nets.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
