Abstract
This paper describes the packaging issues, challenges and design solutions for a high-speed, point-to-point, low latency, high-bandwidth, simultaneous bi-directional interface used for board-to-board and box-to-box coupling of the system bus and/or I/O bus. Major design issues such as attenuation, crosstalk, delay skew, impedance control and inter-symbol interference for long and parallel external interconnection are discussed, along with the timing and jitter budget allocation. Design guidelines are provided for a 3.2 MB/sec physical interface using two bytes of simultaneous bi-directional data operating at 400 MHz double data transfer rates (DDR).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
