Abstract

A 7 mW, 400 MHz–1.2 GHz GaAs low-power dual-modulus prescaler has been designed and processed, using the DCFL approach and aligned technology. Dynamic logic allows significant power reduction and minimum component count. Phase noise measurements and frequency behaviour in a silicon PLL are comparable with common frequency synthesis systems.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call