Abstract

This paper presents the design of on-chip micro-antennas for package-scale galvanic isolators based on RF planar coupling. A step-by-step design procedure is proposed, which aims at the maximization of the weak electromagnetic coupling between the RX and TX antennas integrated on side-by-side co-packaged chips to enable both high isolation rating and common-mode transient immunity thanks to the high dielectric strength and low capacitive parasitics of a molding compound-based galvanic barrier, respectively. Micro-antenna design guidelines are drawn, highlighting the main relationship between coil coupling performance and their layout parameters, which are often in contrast with respect to traditional integrated inductor ones.

Highlights

  • Galvanic Isolators Based on RF Planar CouplingThis Section gives an overview of the main characteristics of a galvanic isolator based on a package-scale barrier, highlighting main advantages with respect to traditional chipscale implementation

  • Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Abstract: This paper presents the design of on-chip micro-antennas for package-scale galvanic isolators based on RF planar coupling

  • A promising approach is represented by the package-scale isolation, which consists in building up Keywords: common-mode transient immunity (CMTI); electromagnetic coupling; galvanic isolation arating; galvanically isolated system by using standard packaging/assembling techniques along on-chip antennas; package; radio frequency; tapered spiral with radiofrequency (RF) coupling between two on-chip micro-antennas

Read more

Summary

Galvanic Isolators Based on RF Planar Coupling

This Section gives an overview of the main characteristics of a galvanic isolator based on a package-scale barrier, highlighting main advantages with respect to traditional chipscale implementation. The overall fabrication costs are the result of a complex combination of silicon and package costs, but typically a silicon-integrated isolation barrier is more expensive than a stand-alone post-processed polyamide one In any case, both approaches are highly limited in terms of CMTI performance due to the relatively low distance trough insulator (DTI), which is in the order of tens of microns. In this approach, the DTI must be chosen to guarantee the required isolation rating, ensuring at the same time a reasonable coupling level between the micro-antennas.

System Architecture and Circuit Description
On-Chip Micro-Antenna Design Guidelines
On-Chip Micro-Antenna
Optimization Flow for TX and RX Antennas
Section 2. It
Findings
Conclusions
Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.