Abstract
AbstractThis paper presents the possibilities and design challenges of high definition active‐matrix backplanes using various TFT technologies. An analytical model for the minimum addressing time and hence the maximum resolution is presented in terms of various TFT device parameters, the process design‐rules, and other circuit parameters will be presented.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
