Abstract
The problem of memory contention in digital scan converters (DSC) is discussed. The role of the microprocessor in DSC design is examined, and the importance of uninterrupted display in the development and use of image-processing algorithms is stressed. The drawbacks inherent in interrupt and in direct memory access are pointed out and an elegant scheme using the CPU ‘READY’ feature is suggested as an alternative, cycles during which memory contention could occur are predictable, and during these cycles the CPU is prevented from addressing the store. A specific implementation is described using the TMS9900 microprocessor in a DSC displaying sector-scanned sonar images. Timing problems are discussed in detail.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEE Proceedings E Computers and Digital Techniques
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
