Abstract
Recently, power gating technique is being adopted in many designs for minimizing power consumption (MTCMOS). This paper mounts new hybrid-logic circuit design for inverted 4–16 decoder invented using sleep transistor capable of lowering power dissipation and power-delay product(PDP). Two circuit designs are proposed here using DEC-14 topology and DEC-15 topology at supply voltage of 1V and 10MHz frequency. Also, pulse input is provided to sleep transistor for switching action at 10MHz frequency. Employing this technique, considerably reduces leakage power, benefitting circuit design by improvising its key parameters. Later, various simulations results are represented on 32nm technology showing brief comparison between distinct circuits.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
