Abstract
Modular addition and subtraction are applied in every Public Key Cryptography (PKC), such as RSA and ECC. But they are time consuming operations with delay of long carry and borrow propagations when the operands are great numbers. An optimized scalable and unified hardware architecture is proposed in this paper to work with any precision operands for both prime and binary extension finite fields, and modular addition and subtraction are integrated into one single hardware architecture. For obtaining performance results, our work is captured in VerilogHDL and implemented under 0.18μm CMOS technology. The results indicate that the scalable and unified hardware architecture in our work can work at high clock frequency compared with fixed designs when the operands are large number, and the clock frequency is falling slowly while the width of data path is increasing.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
