Abstract
In this paper, we proposed a simple and optimized process design flow for the fabrication of Silicon Charge Balance (CB) Super Junction (SJ) Vertical Double Diffused MOS (VDMOS). Deep Reactive Ion etching (DRI) is used for forming trench p-pillar with process simulation, which reduces the design complexity and number of steps required for device fabrication. The trench p-pillar that has been formed at 1100° C using DRI causes crystal defects. We remove these defects by annealing at 1150°C which results in reduction of Area Specific ON Resistance across Source/Drain (S/D) (R DSon A). The proposed process device has Breakdown Voltage (BV) 590V, R DSon A 3.1MΩcm2 and maximum operating switching frequency (f T ) 1.027GHz.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.