Abstract

This paper presents the optimization of JFET region parameters of 1.2kV SiC MOSFET. MOSFETs with various designs in the JFET region were fabricated on 6-inch substrates. Investigations on on-resistance, gate-to-drain capacitance, and leakage currents in the forward blocking mode (room temperature and 175 °C) conclude that the enhanced doping in the JFET region allows an improved high frequency figure of merit (HF-FOM).

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.