Year-end Sale % OFF 
Abstract
The capability of CVD silicon oxide has been studied to achieve a controlled air gap between copper interconnects for sub-quarter micron CMOS technologies. Several deposition parameters have been investigated and their influence on air gap morphology and electrical performances are shown in this paper. A reliable process has been obtained from these experiments. The parasitic capacitance between lines is reduced by half using SiO 2 air gap material.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
