Abstract
Discusses the power-delay optimization of emitter followers, of level shifters used in cascode emitter coupled logic (CECL) VLSI systems, and of Darlington buffers. Quasi-linear large-signal circuit models are developed. From these, analytical delay expressions for all these buffer stages in high-speed operation, where the driving capability is substantially reduced, are extracted. In addition, the critical bias current for minimum power-delay product is determined. Basically, the same delay expressions apply also to BiCMOS buffers. The simplicity of these expressions allows a fast optimization procedure, with little loss of accuracy, as the calculation results deviate from simulation mostly less than 5%.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
