Abstract
A simulation of the board-level drop-test is performed to evaluate some WL-CSP (wafer-level chip-scale packages) performances. An elasto-plastic model is applied on both solder bump and copper pad materials. It intends to demonstrate that copper plasticity is mandatory due to the large plastic strain occuring in these materials. A statistical analysis discusses the required accuracy for the modeling analysis. This analysis is combined with a components’ lifetime prediction based on a representative plastic strain. Finally, it is possible to do a relatively fast calculation while meeting the determined accuracy.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.