Abstract
In this paper, a low-cost hardware implementation of a Look-up-Table(LUT) based digital predistorter (DPD) using Field Programmable Gate Array(FPGA) for power amplifier linearization is proposed. The LUT predistoter is implemented in Altera Stratix II DSP Development Board to simulate the inverse model for memoryless wide-band RF power amplifiers. The parameters of the LUT predistoter are identified using a dynamic exponential weighted moving average algorithm. This paper chooses the suitable table which is occupying less hardware resources from different tables by changing address width and word length for optimizing the design of LUT. Linearization performance is tested with a two-carrier wideband Wideband Code Division Multiple Access (WCDMA) signal.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
