Abstract

Acoustic echo is a major problem in voice communication system. It reduces significantly the quality of the signal at the far-end user side. To overcome this problem, the use of Acoustic Echo Canceller (AEC) is unavoidable. This paper presents the implementation of an acoustic echo canceller with long room impulse response of 128 taps modeling real room characteristics using fixed step size least mean square (LMS) algorithm. The floating-to-fixed point conversion of the AEC was optimized by performing different Matlab simulations to reduce the hardware resources and the power consumption while maintaining the expected performance. The Register Transfer Level (RTL) description of the designed AEC is then simulated and synthesized, using ISim from Xilinx, for the target device FPGAVirtex-6 XC6VLX240T. Simulation results proved that optimized fixed-point architecture gives the same performance in terms of convergence rate and steady-state mean square error obtained with floating-point architecture.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.