Abstract
A rapidly responding yet highly accurate on-chip interconnect simulation model, an optimal cascade lumped model, is presented. Compared with previous interconnect simulating models with similar parameters, the new model expends less CPU time and provides simple closed-form expressions for accurate number of repeated RLCG or LC models, which are proved by the simulation results of 0.18, 0.13, 0.07 and 0.05 μm. It is valuable to guide the analysis and the simulation of deep submicron VLSI circuits with billions of interconnects.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
