Abstract
The triple resonance network has emerged as a promising candidate for interstage bandwidth enhancement in cascaded CMOS amplifiers. This paper presents several design procedures for such networks, subject to the condition of moderate (1 dB) or no peaking in the passband, for the case where the devices can be chosen or designed, as well as the case in which the devices are given.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Paper Title
Journal
Date
