Abstract

Memory protection is an important OS feature for the reliability and safety of real-time control systems. In this paper, we study the feasibility of memory protection in small embedded systems in which memory size ranges from several tens of KBytes to several hundreds of KBytes. We evaluate various protection methods in terms of memory consumption, processing overhead, multiple-thread support, region enlargement, and hardware support. We present a new protection method called intermediate-level skip multi-size paging which skips unused intermediate-level page tables of multi-level paging and supports several page sizes. Our evaluation results show that this method along with paged segmentation and short-circuit segment tree are more cost-effective than other known memory protection methods. Also, the feasibility of intermediate-level skip multi-size paging can be improved if a MMU supporting several page sizes is available for microprocessors.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call