Abstract

An algorithm for computing length-2/sup M/ discrete Fourier transforms (DFTs), called the split-radix FFT, has recently been developed. The split-radix algorithm has fewer multiplies than the radix-8 Cooley-Tukey algorithm, and many fewer additions that the minimum-multiply algorithms. It is shown that it involves significantly more butterfly computations than the radix-4 Cooley-Tukey algorithms which have butterflies of similar complexity. Consequently, the split-radix algorithm is advantageous for hardware in which a multiplier/accumulator is the basic processor, as might be the case with some VLSI implementations. In addition, the split-radix algorithm has varying numbers of butterflies in successive stages, complicating the design of efficient multiprocessor implementations. A few simple strategies for balancing the computational load among the stages are considered, and their average efficiencies are computed.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">&gt;</ETX>

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.