Abstract
In this chapter, details of the hardware architecture for an off-chip MAHA framework based on CMOS-compatible Single Level Cell (SLC) NAND Flash memory array (Park et al. A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure, Intl. Solid-State Circuits Conference, 2008) are presented. CMOS-compatibility allows the integration of MLB controller (including registers, datapath and PI) realized using CMOS logic with the Flash process. Flash memory has seen an astounding increase in integration density over the last few years (Technologies for Data-Intensive Computing, http://www.hpts.ws/session1/bechtolsheim.pdf), making it attractive storage system for data-intensive computing (Technologies for Data-Intensive Computing, http://www.hpts.ws/session1/bechtolsheim.pdf; Kgil et al. Improving NAND Flash Based Disk Caches, Intl. Symp. on Computer Architecture, 2008). Although Multi-Level Cell (MLC) Flash has gained more popularity due to its high-integration density and low cost per bit, the consideration for SLC Flash is mainly driven by the availability of opensource area, power and delay models for the same (Mohan et al. FlashPower: A detailed power model for NAND flash memory, DATE, 2010). The proposed architecture, however, applies to MLC Flash memory as well.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
