Abstract
The VMC is developing a CMOS process to help teach microelectronics students the techniques of semiconductor fabrication. It is also intended to be a vehicle for the implementation of VLSI digital and analog circuit designs at VCU. The development of the CMOS process is an on-going senior electrical engineering project. The long-term goal is to fabricate and test CMOS devices entirely in the VMC. To achieve this goal, we must construct a process flow, design a mask set, understand the fundamentals of basic test chip circuit layout design, and become educated on process tool operations. This project is being completed by building upon the n-well test chip layout developed at Rochester Institute of Technology.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
