Abstract
A test structure for the measurement of electrostatic discharge (ESD) pulses using a floating gate transistor is presented. It was found that ESD pulses of a wide range of magnitudes can cause a shift in the threshold voltage of such a floating gate transistor. The change in device characteristics was quantified by measuring the drain current. For a given geometry, the response was proportional to the magnitude of the ESD event for a particular range of voltages. This particular range of sensitivity also scales linearly with the capacitance ratio of the devices studied. Numerical simulation of a simple model of the device leads to sufficiently accurate results for the design of a specific sensitivity if the processing parameters are considered. The lowest sensitivity determined was 60 V.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
