Abstract
A novel VLSI SOC signal processing circuit technique based on algorithmic computing architecture, ratio based circuit structures and replica (symmetrical) layout implementation employing basic mixed domain VLSI signal processing circuit elements, across the analog, digital, passive, voltage and current circuit domains, is presented. This approach demonstrated high performance, low power, low layout area penalty and low PVT sensitivity for VLSI SOC signal processing circuit implementations. Design examples are also provided in this paper.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
