Abstract

This paper describes three newly developed LSI failure point localization techniques based on voltage contrast imaging with an electron beam tester, two of them are for logic LSI's and one is for memory LSI's. These techniques have already been applied to more than 280 logic and 25 memory LSI's which were found faulty not only in the field but during the LSI development and production stage. Almost all failure causes were successfully identified, allowing the quick corrective action to LSI design or the wafer processing.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.