Abstract
Three new circuit technologies, selective bit-line precharge scheme, advanced source-line program, and intelligent interleaving are proposed. By co-designing NAND flash memory and NAND controller circuits, both NAND and NAND controllers are best optimized. At sub-30 nm generation, the SSD speed improves by 150% without a cost penalty or circuit noise.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
