Abstract
A novel measurement methodology that extracts the gate capacitance coefficient of floating-gate memory cells is reported. This measurement methodology, which utilizes simple current-voltage measurements, exhibits several advantages over current methodologies. The measurement methodology has been verified using numerical simulation and measurements from two different technologies. Furthermore, a figure of merit for determining the matching performance of the equivalent transistor to the memory cell is also presented and discussed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.