Abstract
A parameterized model order reduction technique for nonlinear VLSI circuit system is presented in this paper, which combines the Proper Orthogonal Decomposition (POD) with the interpolation method and hence overcomes the inefficiency of POD in representing parameterized nonlinear functions. In order to capture the accuracy of the parameterized reduced model over a large range of parameter values, a training scheme is proposed to automatically select the training parameter points by the greedy sampling method. Results show that the accuracy and efficacy are improved in the proposed nonlinear parameterized reduction method.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
