Year-end Sale % OFF 
Abstract
A methodology to find the optimised switching sequence for gradient error compensation in the current cell array of current-steered digital-to-analogue converters (DACs) is presented. This new approach is simplified to be non-iterative and generalised to both linear and quadratic gradient errors. Simulation results show that the approach finds the optimised switching sequence to substantially reduce the nonlinearity of DACs due to the gradient errors.
Published Version (
Free)
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
