Abstract

Some non-ideal factors during circuit design of current steering digital to analog converter (DAC) are analyzed and summarized in this paper. A 12-bit classic current steering DAC has been analyzed and effects of these non-ideal factors has been validated. Meanwhile, non-idealities are also double checked in post-layout simulation. The whole circuit has been taped out in TSMC 0.25um BCD process, test and simulation results are compared at last. The comparison results show that the non-ideal analysis can be used to estimate non-linearity of current steering DAC and guide the circuit design of DACs.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.