Abstract

The increasing complexity of chip functionality and the demand for higher configurability to service smart power requirements is driving interesting developments in emerging memories. ePCM is prominent among these for its benefits in terms of cost, process complexity, and performances. This paper begins with an overview of the existing baseline solutions (fuses, antifuses, single-poly floating gates) addressing low-density NVM application needs and more traditional floating gate memories (dual poly-flash) for higher density applications. The discussion then progresses to the promising results obtained on test chips and on real power product, which demonstrate the successful integration of PCM in the latest BCD platforms.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.