Abstract
This article presents a UK start-up which believes it has come up with a fundamental shift in interconnection technology that will solve timing closure problems in complex chips. It is based on an asynchronous design and uses packet switching technology. It is expected to be particularly effective in SoC design.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
