Abstract
A new electronic design for LED based screens is presented focusing on three main objetives: To increase the accuracy on the stimulation applied to each LED diode and the screen resolution and to reduce power consumption. This was achieved implementing a new parallel and distributed architecture that allows a continuous and non-scanning control of each LED. A three level architecture separates the process of video generation, image loading and image displaying. The video generator is a PC multimedia system. Image load is distributed by DSP processors in scalable sections of screen and the image display is performanced by distributed CPLD based processors responding to the behavior of what is written on the CPLDs is what is being displayed. This is because this final level of the architecture is seen by the DSPs as a distributed write-only memory.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
