Abstract

New characteristics of direct hole tunneling current in pMOS transistors with ultra-thin gate oxide (2.7 nm) biased in accumulation is reported in this paper. Interestingly, this direct hole current (measured at source/drain at 0v and positive gate bias for charge separation technique) increases initially as the gate is biased from 0v to flat-band (/spl sim/0.7 v), then the hole current decreases rapidly by recombination of electrons accumulation on channel surface as the gate bias close to /spl sim/1.2 v. With further increase of gate bias (>1.2 v), the hole current measured at p+ S/D increases again due to gate-induced-drain-leakage (GIDL) mechanism. The behavior of hole current measured at p+ S/D, which involves mechanisms of direct hole tunneling, holes recombination by accumulation electrons, and GIDL, is useful for process characterization. Examples of edge thickening effect, boron penetration effect, and gate oxide nitridation effect, are illustrated in this paper.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.